Bottom Line Technologies Inc.   FPGA, Product, and System Design for Commercial, 
				Industrial, Military, and Aerospace Markets.  BLT designs incorporate FPGAs, DSP, PCI, and often FW
HOME  Site Map  CONTACT
Subscribe to eNewsletter
Email:
.
Training Home
Training Courses 
  • FPGA 
  • Connectivity 
  • CPLD 
  • DSP 
  • Embedded Design 
  •  
    Follow-on Coaching 
     
    Related Links
    Public Class Schedule 
    Private Classes 
    Training Facilities 
    Training Policies 
    Xilinx Design Services 
     
    Technologies Design Services Outsourcing Company Philosophies Company Information
     
      HOME
      Services 
      Training 
      Training Courses 
    Designing for Performance for CPLDs
    Designing for Performance for CPLDs is an intermediate-level course that provides a comprehensive overview of the CPLD software flow. By applying the techniques presented in this course, you will be able to enhance design performance and make the best possible use of Xilinx CPLD architectures.

    This course uses the ISE™ 9.1 software, including the Constraints Editor and Timing Analyzer. Other topics include understanding the CPLD logic engine, estimating power, and fitting difficult designs.

    Level
    Intermediate

    Duration
    1 Day

    Who Should Attend
    Digital designers who have working knowledge of basic HDL (VHDL or Verilog) and who have some experience designing with Xilinx CPLDs. Alternatively, those who have recently attended Fundamentals of CPLD Design.

    Software Tools
  • Xilinx ISE™ 9.1i

    Skills Gained
    After completing this comprehensive training, you will have the necessary skills to:
  • Apply techniques to fit more logic into a device
  • Describe the CoolRunner™-II CPLD timing model and how it can be used to analyze design performance
  • Describe the advanced capabilities of the CoolRunner-II CPLD architecture
  • Estimate the power consumption of a CPLD design

    Course Outline
  • Course Agenda
  • Review of Fundamentals of CPLD Design
  • XST for CPLDs
  • Advanced Fitting
  • Handling No-Fit Situations
  • Lab 1: Fitting
  • CPLD Timing
  • Lab 2: CPLD Timing
  • CPLD Logic Engine
  • Coding Techniques
  • CPLD Best Design Practices
  • Power Estimation


  • Labs
  • Lab 1 - Fitting: Apply the knowledge and techniques learned in the previous modules to fit designs into smaller devices.
  • Lab 2 - CPLD Timing: Analyze the timing of a design and create testbenches that can be simulated to verify the behavior of the design.


  • Prerequisites
    • Basic HDL knowledge (VHDL or Verilog)
    • Digital design knowledge and Xilinx CPLD experience
    • Fundamentals of CPLD Design or equivalent knowledge of CPLD architecture; Xilinx implementation software flow and options; global constraints, the Constraints Editor or PACE; and reading fitting and timing reports
    • Some experience with the software tool flow and global timing constraints


    No Scheduled Sessions
    Contact Bottom Line Technologies for more information

    Education Investment Options
    Course & Basic Follow-on Coaching $899 REGISTER
    Course & Comprehensive Follow-on Coaching $1,499 REGISTER
    Course Only $699 REGISTER
    Basic Coaching ala Carte Not currently offered REGISTER
    S3 Board & 1 hour support $399 REGISTER
    V4 Board & 1 hour support $599 REGISTER
    V5 Board & 1 hour support $1,399 REGISTER
  • Basic follow-on coaching includes 1 hour (max 2 calls)
  • Comprehensive follow-on coaching includes 4 hours (max 6 calls)
  •  
    Contact  Careers   Site Map  eNewsletter Library  Links
    Copyright (c) 2005 Bottom Line Technologies Inc. All rights reserved. Version 5.5 - 2008-04-11 13:29
    Except as permitted under a separate written agreement with Bottom Line Technologies, neither the Bottom Line Technologies software, nor any content that appears on any Bottom Line Technologies site, including but not limited to, web pages, newsletters, or templates may be reproduced, republished, repurposed, or distributed without the prior written permission of Bottom Line Technologies Inc. For inquiries regarding reproduction or distribution of any Bottom Line Technologies material, please contact legal@bltinc.com.