Bottom Line Technologies
HOME | SITE MAP | CONTACT

  • Training
  • |
  • Design Services
  • |
  • Industries
  • |
  • Technologies
  • |
  • Philosophy

Training Home
Training Courses
• FPGA
• Languages
• Connectivity
• DSP
• Embedded Design
Web-base Training
Follow-on Coaching

Related Links
Public Class Schedule
Private Classes
Training Facilities
Training Policies
Xilinx Design Services
HOME > Services> Training> Training Courses>

Xilinx for Managers

Are you a manager responsible for FPGA-based projects but have little or somewhat dated FPGA design experience?

Even though you might have a "go-to" person on the team for FPGAs, down deep are you still uncomfortable, uncertain, and unclear as to when, where, why, and how to incorporate and leverage FPGAs?

And when an FPGA project hits bumps in the road, do you have a process to deal with them? Even better, do you know how to avoid the common problems such as timing closure, exploding schedules, and inconsistent results?

Course Description

As managers, we're under constant pressure to produce quality results and have little (no) time to reinvent the wheel or deal with problems that are avoidable. Recognizing and mitigating risk, understanding how schedules might be accelerated, and dealing with and avoiding problems and additional costs are just a few areas which can put us out of our comfort zone... Especially when dealing with new technologies.

Xilinx for Managers is designed to address all these issues. BLT has been involved with hundreds of Xilinx FPGA designs over two decades and has directed the efforts of hundreds of engineers. We'll teach you how to accelerate your projects and turn the black art of FPGAs into a straightforward discipline.

While BLT's other courses are targeted at hard-core engineers, expanding and deepening their knowledge, this course offers a management perspective. Beginning with hands-on exposure to Xilinx's silicon and software, the focus then shifts to best practices and approaches to FPGA design - specifically, personnel and project management challenges.

Attendees also have ample opportunities to network with other managers who share similar challenges.

For FPGA-based projects, management's commitment to methodology can truly make or break a project's schedule or budget. With the right knowledge, as a manager, you can really make a difference.

Training Duration

1 day

Who Should Attend?

Managers who need to get FPGA-based projects completed on time and on budget.

Who Should NOT Attend?

Maybe "Should NOT" is too strong but... If you need to know, from the ground up, how to architect, enter, implement, simulate, and verify Xilinx FPGAs, this course is NOT going to teach you these skills. Please see the following three courses:

  • Designing With VHDL (3-days)
  • Essentials of FPGA Design (1-day)
  • Designing for Performance (2-days)

Prerequisites

This course is for managers leading FPGA-based development efforts.

Software Tools

Xilinx's ISE tool - Xilinx's central environment for most Xilinx related design work.

Skills Gained

After completing this comprehensive training, you will have the necessary skills to:

  • Architect, specify, and plan Xilinx FPGA-based projects
  • Run Xilinx's ISE tool which is the central tool for implementing most FPGA designs
  • Understand how additional Xilinx tools such as PlanAhead and Platform Studio are employed
  • Understand the various Xilinx FPGA families, their overall functionality and capabilities
  • Assess an engineering candidate's ability to effectively design with Xilinx FPGAs
  • Develop design teams to implement Xilinx FPGAs most effectively
  • Estimate Chip size and cost as early as possible
  • Appreciate common FPGA design challenges and know how to best address them
  • Recognize and mitigate risk factors to a project's schedule and cost
  • Cut through seemingly complex problems to stay on track
  • Conduct meaningful FPGA-specific design reviews
  • Get help when your internal resources are struggling
  • Employ a disciplined methodology to manage Xilinx FPGA-based designs using BLT's PSSST approach

Lab Description

The goal of this one-day session is not to grow design engineers but managers. As such, the lab is an instructor led walkthrough of a basic design using Xilinx's ISE tools. It is highly interactive and designed to give you an overview of the environment. Both ISE software and the lab itself are available for download after the class.

Note: ALL of BLT's other courses are lab-intense, hard-core engineering, and provide in-depth knowledge and comprehensive experience with the tools and technology of Xilinx. They're designed to rapidly spin up qualified engineers to effectively use Xilinx FPGAs.


No Scheduled Sessions - Contact Us to ask about setting one up!

Education Investment Options
Course Only $1,000
  • Basic follow-on coaching includes 2 hours (max 4 calls)
  • Comprehensive follow-on coaching includes 8 hours (max 12 calls)
    • Contact
    • |
    • Company
    • |
    • Careers
    • |
    • Outsourcing
    • |
    • Resources
    • |
    • Legal
    Copyright (c) 1995-2011 Bottom Line Technologies Inc. All rights reserved. Version 6.14 - 2012-04-23 07:33