Bottom Line Technologies
HOME | SITE MAP | CONTACT

  • Training
  • |
  • Design Services
  • |
  • Industries
  • |
  • Technologies
  • |
  • Philosophy

Training Home
Training Courses
• FPGA
• Languages
• Connectivity
• DSP
• Embedded Design
Web-base Training
Follow-on Coaching

Related Links
Public Class Schedule
Private Classes
Training Facilities
Training Policies
Xilinx Design Services
HOME > Services> Training> Training Courses>

FPGA Design Techniques for Lower Cost

Course Description

This course will appeal to engineers who have an interest in developing low-cost products, particularly in high-volume markets. The course and exercises cover several different design techniques, which will be interesting and challenging for any digital designer regardless of the final application.

Training Duration

1day

Who Should Attend?

Engineers wanting to develop low-cost products, particularly in high-volume markets, and product designers who need to accurately estimate the size of devices required to implement products to predict costs without requiring the actual design to be implemented.

Prerequisites

  • An understanding of digital logic design and the concept of an FPGA
  • An appreciation of VHDL and CAE design flows is beneficial, but not vital

Supported Devices

Note: No software is needed to run this workshop.
  • Spartan®-3 FPGA
  • Spartan-IIE FPGA

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe the features of the Spartan-3 and Spartan-IIE devices
  • Accurately estimate design size to aid in predicting product costs
  • Apply design techniques that result in low-cost implementations
  • Explore creative ways to use the FPGA memory resources to reduce design costs

Course Outline

  • What is an FPGA?
  • Spartan Family
  • CLBs, Slices and BRAM
  • Multiplexers
  • Flip-Flop Controls
  • Synchronous Timing vs. Asynchronous Timing
  • Digital Clock Managers
  • Dedicated Carry Logic
  • Counters
  • Wired Carry Gates
  • Block Memory
  • Distributed RAM
  • FIFO
  • Dual Port Memory
  • PicoBlaze™ Microcontroller Processor
  • State Machines
  • Design Challenges

Exercises

  • Exercise 1: Exploring the Slice
  • Exercise 2: Logic Levels
  • Exercise 3: Dedicated Multiplexers
  • Exercise 4: Performance by Design
  • Exercise 5: Clocks
  • Exercise 6: Counters
  • Exercise 7: Aspect Ratios
  • Exercise 8: Replacing Logic with Block RAM
  • Exercise 9: Distributed RAM
  • Exercise 10: Essence of FIFO
  • Exercise 11: Delay
  • Exercise 12: PicoBlaze Microprocessor
  • Exercise 13: State Machines
  • Design Challenges
    • Rotational Trigger
    • Operation Clock
    • LED Wall Display
    • Electronic Keyboard

Customer Reviews 

  • Absolutely, a fantastic class. I learned a lot, more than I thought I would. The instructor even helped me with some of my own project issues.
    Rating

  • The instructor was highly informative and provided a great instructional experience.
    Rating

  • Great course guys! Keep up the good work.
    Rating


No Scheduled Sessions - Contact Us to ask about setting one up!

Education Investment Options
Course Only $700
Course Only 7 Training Credits
Course & Basic Follow-on Coaching $1,200
Course & Comprehensive Follow-on Coaching $2,700
Basic Coaching ala Carte Not currently offered
  • Basic follow-on coaching includes 2 hours (max 4 calls)
  • Comprehensive follow-on coaching includes 8 hours (max 12 calls)
    • Contact
    • |
    • Company
    • |
    • Careers
    • |
    • Outsourcing
    • |
    • Resources
    • |
    • Legal
    Copyright (c) 1995-2011 Bottom Line Technologies Inc. All rights reserved. Version 6.14 - 2012-04-23 07:33