Bottom Line Technologies
HOME | SITE MAP | CONTACT

  • Training
  • |
  • Design Services
  • |
  • Industries
  • |
  • Technologies
  • |
  • Philosophy

Training Home
Training Courses
• FPGA
• Languages
• Connectivity
• DSP
• Embedded Design
Web-base Training
Follow-on Coaching

Related Links
Public Class Schedule
Private Classes
Training Facilities
Training Policies
Xilinx Design Services
HOME > Services> Training> Training Courses>

Embedded Systems Design

Course Description

Xilinx FPGAs provide a new level of system design capabilities through soft MicroBlaze™ processors, hard PowerPC® processors, AXI interconnect, and silicon-efficient architectural resources. This course brings experienced FPGA designers up to speed on developing embedded systems using the Embedded Development Kit (EDK). The features and capabilities of the Xilinx MicroBlaze soft processor are also included in the lectures and labs. The hands-on labs provide experience with the development, debugging, and simulation of an embedded system.

SPECIAL NOTE:
Xilinx publishes Embedded Systems Design and Advanced Features and Techniques of Embedded Systems Design each as 2-day classes. BLT hosts these together as a 4-day session. While engineers may take them separately, their combined information is necessary for most engineers and development efforts. Together, they teach how to enter basic embedded designs, create custom peripherals (as most engineers want to), develop the basic supporting software, and debug embedded designs.

Release Date

March 2011

Training Duration

2 days

Who Should Attend?

Engineers who are interested in embedded systems design training on the Xilinx MicroBlaze soft processor using the Embedded Development Kit and a Xilinx FPGA

Prerequisites

  • FPGA design experience
  • Completion of the Essentials of FPGA Design course or equivalent knowledge of Xilinx ISE® software implementation tools
  • Basic understanding of C programming
  • Some HDL modeling experience

Software Tools

  • Xilinx ISE Design Suite: System Edition 13.1

Hardware

  • Architecture: Spartan®-6 and Virtex-6 FPGAs*
  • Demo board: Spartan-6 FPGA SP605 or Virtex-6 FPGA ML605 board**

* This course focuses on the Spartan-6 and Virtex-6 architectures. Check with your local Authorized Training Provider for the specifics of the in-class lab board or other customizations.

Skills Gained

After completing this comprehensive training, you will know how to:

  • Describe the various tools that encompass the Xilinx Embedded Development Kit (EDK)
  • Rapidly architect an embedded system containing a MicroBlaze processor and Xilinx-supplied AXI architecture IP by using the Base System Builder (BSB)
  • Utilize the Eclipse-based Software Development Kit (SDK) to develop software applications and debug software
  • Create and integrate your own IP into the Project Navigator environment
  • Simulate your own custom peripherals with Bus Functional Models (BFMs)

Course Outline

Day 1

The MicroBlaze processor labs are based on the AXI interconnect.

  • EDK Overview
  • Base System Builder
  • Lab 1: Hardware Construction with the Base System Builder
  • Software Development Using SDK
  • Lab 2: Adding and Downloading Software
  • Missing the Bus – Making Connections
  • Introduction to AXI
  • Interrupts
  • Adding Hardware to an Embedded Design
  • Lab 3: Adding IP to a Hardware Design

Day 2

  • Processor Basics
  • Interfacing to a Processor System
  • Designing Your Own Peripheral Using the IPIC Interface
  • Installing Your Own Peripheral Using the IPIC Interface
  • Lab 4: Building Custom AXI IP for an Embedded System
  • Bus Functional Model Simulation
  • Lab 5: BFM Simulation
  • Adding Your Own IP to the Embedded System
  • Lab 6: Integrating a Custom Peripheral

Lab Descriptions

  • Lab 1: Hardware Construction with the Base System Builder – Create an XPS project by using the Base System Builder to develop a basic hardware system and generate a series of netlists for the embedded design.
  • Lab 2: Adding and Downloading Software – Complete the processes begun in Lab 1 using the SDK tools to create a software BSP and sample application. Configure the FPGA and download the application.
  • Lab 3: Adding IP to a Hardware Design – Learn to add IP from the many choices in the IP library. Use the GUI to add a general-purpose I/O module and access internal block RAM directly from the MHS file.
  • Lab 4: Building Custom AXI IP for an Embedded System – Create and add a custom AXI peripheral (LCD interface) to your design by using the Create or Import Peripheral Wizard.
  • Lab 5: BFM Simulation – Use the ISim simulator to perform Bus Functional Model simulation to verify functionality of the LCD bus peripheral added in the preceding lab.
  • Lab 6: Integrating a Custom Peripheral – Put it all together: add custom IP to the processor system, then integrate the processor sub-system with other logic in an ISE design project.

Customer Reviews 

  • The instructor was excellent. He took his 20+ year experience working on FPGA's and wrapped them into teaching EDK plus some FPGA fundamentals.
    Rating

  • The course content and delivery was very good. I would highly recommend this course to anyone that is new to Embedded System Design.
    Rating

  • The courses are the best way to get knowledeable about using an FPGA.
    Rating
Scheduled Sessions    
Bottom Line Technologies Training Center - Maryland (between Baltimore and Washington), 5/15/2012 through 5/16/2012 REGISTER
Avnet - Parsippany,NJ 5/29/2012 through 5/30/2012 REGISTER

Education Investment Options
Course Only $1,400
Course Only 14 Training Credits
Course & Basic Follow-on Coaching $1,900
Course & Comprehensive Follow-on Coaching $3,400
Basic Coaching ala Carte Not currently offered
  • Basic follow-on coaching includes 2 hours (max 4 calls)
  • Comprehensive follow-on coaching includes 8 hours (max 12 calls)
    • Contact
    • |
    • Company
    • |
    • Careers
    • |
    • Outsourcing
    • |
    • Resources
    • |
    • Legal
    Copyright (c) 1995-2011 Bottom Line Technologies Inc. All rights reserved. Version 6.14 - 2012-04-23 07:33