Xilinx (Page 3 of 5)

Bottom Line Technologies Inc. FPGA, Product, and System Design for Commercial,
Industrial, Military, and Aerospace Markets. BLT designs incorporate FPGAs, DSP, PCI, and often FW

HOME Site Map CONTACT

Subscribe to eNewsletter

Email:

Also In This Issue

Rusting Edge Technology

Redges, Fedges, Tigers & Bears

Bring the future to the present

Around the Office @BLT

PLX

Xilinx

Open Invitation

Satellite Tracking

Humor?

HOME

eNewsletter Index

Issue: October 2005

Xilinx (Page 3 of 5)

First < Prev Next > Last

Virtex-4 Web Power Tool Available Now
The latest version web power, available now at www.xilinx.com/virtex4/lowpower provides users with several new enhancements including power estimation for the hard-IP FIFO capability present in all Virtex-4 devices. There is also support for Xilinx Virtex-4 FX devices giving power data for the embedded IBM PowerPC processor and RocketIO multi-gigabit transceivers. Further, the tool now allows the ability to override default Theta-JA (Junction to Ambient Thermal Resistance) values for the FPGA, allowing designers to estimate power consumption using their specific heat sink characteristics. Additionally, thermal support for all 17 devices and all Virtex-4 packages in the LX, SX, and FX platforms is also provided.

First < Prev Next > Last

Contact Careers Site Map eNewsletter Library Links

Copyright (c) 2005 Bottom Line Technologies Inc. All rights reserved. Version 5.0 - 2008-03-01 18:18
Except as permitted under a separate written agreement with Bottom Line Technologies, neither the Bottom Line Technologies software, nor any content that appears on any Bottom Line Technologies site, including but not limited to, web pages, newsletters, or templates may be reproduced, republished, repurposed, or distributed without the prior written permission of Bottom Line Technologies Inc. For inquiries regarding reproduction or distribution of any Bottom Line Technologies material, please contact legal@bltinc.com.