Bottom Line Technologies Inc. FPGA, Product, and System Design for Commercial, Industrial, Military, and Aerospace Markets. BLT designs incorporate FPGAs, DSP, PCI, and often FW
contract design engineer contract engineering services outsource engineering design services hardware engineering consulting electronic engineering staffing electrical engineering contractor electronic design consulting services
electronic design services consultant contract engineer outsourcing services design outsourcing consultants electrical engineer contracting turnkey design services turnkey design house turnkey product development
alliance core alliance partners alliancecore behavioral board bringup board debugging board design board development
board integration services board level design board testing chip design clock management consultancy
custom hardware design debug Demonstration board design design for manufacture design for test Design Methodology
development partner DFT dft diagnostics digital circuits digital logic product development electronic design
Electronic Product electronic product design electronic product design outsourcing embedded design Embedded handheld devices
embedded logic Embedded system design services embedded systems Emulation board design emulators FIFO
formal verification FPGA IP hardware development Hardware Software co-design high density high performance digital board design
high performance digital design High rate signal processing High reliability high speed board high speed electronics
high speed logic high speed logic design high-speed state machines IP core design IP cores IP customization
IP reuse leonardo logic embedded low power Methodology modelling modelsim motherboard design netlist
Netlist Extraction new product design Obsolescence Obsolete Parts OrCAD outsourced development pcb design
power management printed circuit board design printed circuit cards product design firm product development
prototype design prototyping Reference board design research and developement Retargeting schematic
schematic capture simulation soc SoC design SoC verification synopsis synplicity synplify synthesis
system architecture system design system on chip system-on-chip systems design timing analysis verification
verification intellectual property verification IP Pink Zebra Umbrella
HOME  Site Map  CONTACT
Subscribe to eNewsletter
Email:
.
Related Links
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Technologies Design Services Outsourcing Company Philosophies Company Information
 
  HOME
  Services
IP Core Integration Services
Founded in 1985 by one of the original Xilinx Field Application Engineers, the continuing mission of Bottom Line Technologies Inc (BLT) is to offer our Clients premium quality design services on aggressive schedules at an competitive price.

Successful integration of IP cores represents a significant, and often overlooked, challenge to the design engineer.

System-On-a-Chip design is much more than high-level integration of IP cores such as microprocessors, memory and peripherals. "System expertise" and "System know-how" are required to optimize a single-chip implementation.

Target Device Technology Issues

  • Most cores are generic HDL
  • Most cores do not take advantage of the target technology
  • Most core specs can not, and do not try to represent the performance of the IP in configurable devices where interconnect delay and clock distribution must be carefully managed.

IP Core Modifications

  • Core modifications are often at the root of designs gone awry.
  • Modifying a core often seems less risky than ground up designs but designers put themselves at the mercy of the core vendor and typically do not budget enough time for what seems to be a "simple effort."

IP Core Interfacing and Interaction

  • The IP core's interaction with surounding logic is key to sucess
  • It is harder than one might expect to connect IPs that have different interfaces
  • Meticulous attention to clock archetectures from IP to IP and from IP to custom logic is critical and must take target device archetecture into consideration
  • IP specs are complex and often include ambiguities
  • The task of integrating blocks is even harder when incorporating external IP blocks that come from other companies, because there is no local expert that understands exactly what goes on in the IP.

Verification

Verification plans need to deal with limited visability into the functionality of the core.
Bottom Line: Verifying SoC designs is still tough!


Realistic Scheduling

  • IP reuse in itself does not necessarily lead to shorter design periods. Even where designers are experienced, is not at all uncommon for schedules to GROW due to IP core integration issues.
  • The allure of "plugging the blocks together" is sometimes so great that schedules can be unrealistically short.

The vast experience of Bottom Line Technologies enables us to address all these issues and when combined with our propriatiary internal checklist, the path to silicon sucess is as predictable as possible.






  • alliance core
  • alliancecore
  • board bringup
  • board design
  • board integration services
  • board testing
  • clock management
  • custom hardware design
  • Demonstration board design
  • design for test
  • development partner
  • dft
  • digital circuits
  • electronic design
  • electronic product design
  • embedded design
  • embedded logic
  • embedded systems
  • emulators
  • formal verification
  • hardware development
  • high density
  • high performance digital design
  • High reliability
  • high speed electronics
  • high speed logic design
  • IP core design
  • IP customization
  • leonardo
  • low power
  • modelling
  • motherboard design
  • Netlist Extraction
  • Obsolescence
  • OrCAD
  • pcb design
  • printed circuit board design
  • product design firm
  • prototype design
  • Reference board design
  • Retargeting
  • schematic capture
  • soc
  • SoC verification
  • synplicity
  • synthesis
  • system design
  • system-on-chip
  • timing analysis
  • verification intellectual property
  • Pink Zebra Umbrella
  • alliance partners
  • behavioral
  • board debugging
  • board development
  • board level design
  • chip design
  • consultancy
  • debug
  • design for manufacture
  • Design Methodology
  • DFT
  • diagnostics
  • digital logic product development
  • Electronic Product
  • electronic product design outsourcing
  • Embedded handheld devices
  • Embedded system design services
  • Emulation board design
  • FIFO
  • FPGA IP
  • Hardware Software co-design
  • high performance digital board design
  • High rate signal processing
  • high speed board
  • high speed logic
  • high-speed state machines
  • IP cores
  • IP reuse
  • logic embedded
  • Methodology
  • modelsim
  • netlist
  • new product design
  • Obsolete Parts
  • outsourced development
  • power management
  • printed circuit cards
  • product development
  • prototyping
  • research and developement
  • schematic
  • simulation
  • SoC design
  • synopsis
  • synplify
  • system architecture
  • system on chip
  • systems design
  • verification
  • verification IP
 
Contact  Careers   Site Map  eNewsletter Library  Links
Copyright (c) 2005 Bottom Line Technologies Inc. All rights reserved. Version 5.0 - 2008-03-01 18:18
Except as permitted under a separate written agreement with Bottom Line Technologies, neither the Bottom Line Technologies software, nor any content that appears on any Bottom Line Technologies site, including but not limited to, web pages, newsletters, or templates may be reproduced, republished, repurposed, or distributed without the prior written permission of Bottom Line Technologies Inc. For inquiries regarding reproduction or distribution of any Bottom Line Technologies material, please contact legal@bltinc.com.