Redges, Fedges, Tigers & Bears (Page 4 of 11)

Bottom Line Technologies Inc. FPGA, Product, and System Design for Commercial,
Industrial, Military, and Aerospace Markets. BLT designs incorporate FPGAs, DSP, PCI, and often FW

HOME Site Map CONTACT

Subscribe to eNewsletter

Email:

Also In This Issue

Rusting Edge Technology

Redges, Fedges, Tigers & Bears

Bring the future to the present

Around the Office @BLT

PLX

Xilinx

Open Invitation

Satellite Tracking

Humor?

HOME

eNewsletter Index

Issue: October 2005

Redges, Fedges, Tigers & Bears (Page 4 of 11)

First < Prev Next > Last

Potential Challenge: Simulation
The challenges to simulation are most easily expressed by a simple example:
Feed two signals, each from unrelated clock domains, into a NAND gate. Now simulate.

Sounds simple right? See the problem? How can a simulator cover all cases of each signal transitioning relative to the other? Answer: The vast majority can't. The implementation of this simple NAND gate straddling two clock domains has thwarted 99% of today's simulation technology.

Ready to turn them frowns upside down?

First < Prev Next > Last

Contact Careers Site Map eNewsletter Library Links

Copyright (c) 2005 Bottom Line Technologies Inc. All rights reserved. Version 5.0 - 2008-03-01 18:18
Except as permitted under a separate written agreement with Bottom Line Technologies, neither the Bottom Line Technologies software, nor any content that appears on any Bottom Line Technologies site, including but not limited to, web pages, newsletters, or templates may be reproduced, republished, repurposed, or distributed without the prior written permission of Bottom Line Technologies Inc. For inquiries regarding reproduction or distribution of any Bottom Line Technologies material, please contact legal@bltinc.com.