Redges, Fedges, Tigers & Bears (Page 1 of 11)

Bottom Line Technologies Inc. FPGA, Product, and System Design for Commercial,
Industrial, Military, and Aerospace Markets. BLT designs incorporate FPGAs, DSP, PCI, and often FW

HOME Site Map CONTACT

Subscribe to eNewsletter

Email:

Also In This Issue

Rusting Edge Technology

Redges, Fedges, Tigers & Bears

Bring the future to the present

Around the Office @BLT

PLX

Xilinx

Open Invitation

Satellite Tracking

Humor?

HOME

eNewsletter Index

Issue: October 2005

Redges, Fedges, Tigers & Bears (Page 1 of 11)

First < Prev Next > Last

For the digital designer, the real world is often a painfully asynchronous place! Backplanes have their clock, Link rates another. Channels have their own, and so does your mother(board)! A "Bear" of a problem? What about 64 channels each with their own clock? There are even exceptional cases where designers must create additional clock domains.

While a cornerstone of modern design is the use of synchronous design practices, there are often many necessary unique clock domains that must asynchronously co-exist in today's digital systems.

Multiple (even two) clocks can present challenges to:

Clock distribution
Trans-temporal integrity and coherence
Simulation

First < Prev Next > Last

Contact Careers Site Map eNewsletter Library Links

Copyright (c) 2005 Bottom Line Technologies Inc. All rights reserved. Version 5.0 - 2008-03-01 18:18
Except as permitted under a separate written agreement with Bottom Line Technologies, neither the Bottom Line Technologies software, nor any content that appears on any Bottom Line Technologies site, including but not limited to, web pages, newsletters, or templates may be reproduced, republished, repurposed, or distributed without the prior written permission of Bottom Line Technologies Inc. For inquiries regarding reproduction or distribution of any Bottom Line Technologies material, please contact legal@bltinc.com.